summaryrefslogtreecommitdiff
path: root/sys/src/9/pc64
diff options
context:
space:
mode:
authorcinap_lenrek <cinap_lenrek@felloff.net>2020-12-05 16:57:12 +0100
committercinap_lenrek <cinap_lenrek@felloff.net>2020-12-05 16:57:12 +0100
commit99696c414ac1011a59aa4aeb03976c45b1d70856 (patch)
tree441a03e5e8912aa12fc9aee524a948b102f7f0dc /sys/src/9/pc64
parent4ca5e1b3a33d49d0904b39477149517665a78d8a (diff)
pc, pc64: exclude memory regions with unusual MTRR cache attributes
Use the MTRR registers to exclude memory ranges that do not have the expected cache attributes: RAM -> writeback UMB -> uncached UPA -> uncached
Diffstat (limited to 'sys/src/9/pc64')
-rw-r--r--sys/src/9/pc64/fns.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/sys/src/9/pc64/fns.h b/sys/src/9/pc64/fns.h
index 5afd1c0b1..ad5315b5e 100644
--- a/sys/src/9/pc64/fns.h
+++ b/sys/src/9/pc64/fns.h
@@ -99,6 +99,7 @@ void mfence(void);
void mmuinit(void);
uintptr *mmuwalk(uintptr*, uintptr, int, int);
char* mtrr(uvlong, uvlong, char *);
+char* mtrrattr(uvlong, uvlong *);
void mtrrclock(void);
int mtrrprint(char *, long);
void mtrrsync(void);