1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
|
#include "u.h"
#include "../port/lib.h"
#include "mem.h"
#include "dat.h"
#include "fns.h"
#include "../port/error.h"
#include <tos.h>
#include "ureg.h"
#include "arm.h"
/*
* A lot of this stuff doesn't belong here
* but this is a convenient dumping ground for
* later sorting into the appropriate buckets.
*/
/* Give enough context in the ureg to produce a kernel stack for
* a sleeping process
*/
void
setkernur(Ureg* ureg, Proc* p)
{
ureg->pc = p->sched.pc;
ureg->sp = p->sched.sp+4;
ureg->r14 = (uintptr)sched;
}
/*
* called in sysfile.c
*/
void
evenaddr(uintptr addr)
{
if(addr & 3){
postnote(up, 1, "sys: odd address", NDebug);
error(Ebadarg);
}
}
/*
* return the userpc the last exception happened at
*/
uintptr
userpc(void)
{
Ureg *ureg = up->dbgreg;
return ureg->pc;
}
/* This routine must save the values of registers the user is not permitted
* to write from devproc and then restore the saved values before returning.
*/
void
setregisters(Ureg* ureg, char* pureg, char* uva, int n)
{
ulong v = ureg->psr;
memmove(pureg, uva, n);
ureg->psr = ureg->psr & ~(PsrMask|PsrDfiq|PsrDirq) | v & (PsrMask|PsrDfiq|PsrDirq);
}
/*
* setup stack and initial PC for a new kernel proc. This is architecture
* dependent because of the starting stack location
*/
void
kprocchild(Proc *p, void (*entry)(void))
{
p->sched.pc = (uintptr)entry;
p->sched.sp = (uintptr)p;
}
/*
* pc output by dumpaproc
*/
uintptr
dbgpc(Proc* p)
{
Ureg *ureg;
ureg = p->dbgreg;
if(ureg == 0)
return 0;
return ureg->pc;
}
/*
* set mach dependent process state for a new process
*/
void
procsetup(Proc* p)
{
fpusysprocsetup(p);
}
void
procfork(Proc* p)
{
fpuprocfork(p);
}
/*
* Save the mach dependent part of the process state.
*/
void
procsave(Proc* p)
{
// TODO: save and restore VFPv3 FP state once 5[cal] know the new registers.
fpuprocsave(p);
/*
* Prevent the following scenario:
* pX sleeps on cpuA, leaving its page tables in mmul1
* pX wakes up on cpuB, and exits, freeing its page tables
* pY on cpuB allocates a freed page table page and overwrites with data
* cpuA takes an interrupt, and is now running with bad page tables
* In theory this shouldn't hurt because only user address space tables
* are affected, and mmuswitch will clear mmul1 before a user process is
* dispatched. But empirically it correlates with weird problems, eg
* resetting of the core clock at 0x4000001C which confuses local timers.
*/
if(conf.nmach > 1)
mmuswitch(nil);
}
void
procrestore(Proc* p)
{
fpuprocrestore(p);
}
int
userureg(Ureg* ureg)
{
return (ureg->psr & PsrMask) == PsrMusr;
}
int
cas32(void* addr, u32int old, u32int new)
{
int r, s;
s = splhi();
if(r = (*(u32int*)addr == old))
*(u32int*)addr = new;
splx(s);
if (r)
coherence();
return r;
}
|
