blob: b7ad43f38127f08662b8410e0eb1e196633c4344 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
|
#define UART_BASE 0xFFC02000
#define MPCORE_BASE 0xFFFEC000
#define L2_BASE 0xFFFEF000
#define CLOCKMGR_BASE 0xFFD04000
#define EMAC1_BASE 0xFF702000
#define RESETMGR_BASE 0xFFD05000
#define SYSMGR_BASE 0xFFD08000
#define FPGAMGR_BASE 0xFF706000
#define FPGAMGRDATA 0xFFB90000
#define OCRAM 0xFFFF0000
#define DMAS_BASE 0xFFE01000
#define L3_BASE 0xFF800000
/*RESETMGR*/
#define PERMODRST (0x14/4)
#define BRGMODRST (0x1C/4)
/*SYSMGR*/
#define FPGA_MODULE (0x28/4)
#define HPS_CLK 25
#define TIMERIRQ 29
#define UART0IRQ 194
#define EMAC1IRQ 152
#define FPGAMGRIRQ 207
#define DMAIRQ0 136
#define DMAABORTIRQ 144
#define LEVEL 0
#define EDGE 1
|
