1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
|
#include "u.h"
#include "../port/lib.h"
#include "mem.h"
#include "dat.h"
#include "fns.h"
#include "io.h"
#include "../port/error.h"
#include "../port/usb.h"
#include "usbehci.h"
enum {
USBMODE = 0x1A8/4,
USBHOST = 3,
OTGSC = 0x1A4/4,
ULPI = 0x170/4,
};
static Ctlr ctlrs[3] = {
{
.base = USB0_BASE,
.irq = USB0IRQ,
},
{
.base = USB1_BASE,
.irq = USB1IRQ,
},
};
static void
ehcireset(Ctlr *ctlr)
{
int i;
Eopio *opio;
ilock(ctlr);
opio = ctlr->opio;
ehcirun(ctlr, 0);
opio->cmd |= Chcreset;
for(i = 0; i < 100; i++){
if((opio->cmd & Chcreset) == 0)
break;
delay(1);
}
if(i == 100)
print("ehci %#p controller reset timed out\n", ctlr->base);
opio->cmd |= Citc1;
switch(opio->cmd & Cflsmask){
case Cfls1024:
ctlr->nframes = 1024;
break;
case Cfls512:
ctlr->nframes = 512;
break;
case Cfls256:
ctlr->nframes = 256;
break;
default:
panic("ehci: unknown fls %ld", opio->cmd & Cflsmask);
}
dprint("ehci: %d frames\n", ctlr->nframes);
iunlock(ctlr);
}
/* descriptors need to be allocated in uncached memory */
static void*
tdalloc(ulong size, int, ulong)
{
return ucalloc(size);
}
static void*
dmaalloc(ulong len)
{
return mallocalign(ROUND(len, BLOCKALIGN), BLOCKALIGN, 0, 0);
}
static void
dmafree(void *data)
{
free(data);
}
static int (*ehciportstatus)(Hci*,int);
static int
portstatus(Hci *hp, int port)
{
Ctlr *ctlr;
Eopio *opio;
int r, sts;
ctlr = hp->aux;
opio = ctlr->opio;
r = (*ehciportstatus)(hp, port);
if(r & HPpresent){
sts = opio->portsc[port-1];
r &= ~(HPhigh|HPslow);
if(sts & (1<<9))
r |= HPhigh;
else if(sts & 1<<26)
r |= HPslow;
}
return r;
}
static int
reset(Hci *hp)
{
static Lock resetlck;
Ctlr *ctlr;
ilock(&resetlck);
for(ctlr = ctlrs; ctlr->base != 0; ctlr++)
if(!ctlr->active && (hp->port == 0 || hp->port == ctlr->base)){
ctlr->active = 1;
break;
}
iunlock(&resetlck);
if(ctlr->base == 0)
return -1;
hp->port = ctlr->base;
hp->irq = ctlr->irq;
hp->aux = ctlr;
ctlr->r = vmap(ctlr->base, 0x1F0);
ctlr->opio = (Eopio *) ((uchar *) ctlr->r + 0x140);
ctlr->capio = (void *) ctlr->base;
hp->nports = 1;
ctlr->tdalloc = tdalloc;
ctlr->dmaalloc = dmaalloc;
ctlr->dmafree = dmafree;
ehcireset(ctlr);
ctlr->r[USBMODE] |= USBHOST;
ctlr->r[ULPI] = 1<<30 | 1<<29 | 0x0B << 16 | 3<<5;
ehcimeminit(ctlr);
ehcilinkage(hp);
/* hook portstatus */
ehciportstatus = hp->portstatus;
hp->portstatus = portstatus;
if(hp->interrupt != nil)
intrenable(hp->irq, hp->interrupt, hp, LEVEL, hp->type);
return 0;
}
void
usbehcilink(void)
{
// ehcidebug = 2;
addhcitype("ehci", reset);
}
|
