summaryrefslogtreecommitdiff
path: root/sys/src/cmd/python/Python/ceval.c
diff options
context:
space:
mode:
authorcinap_lenrek <cinap_lenrek@felloff.net>2018-05-21 19:23:54 +0200
committercinap_lenrek <cinap_lenrek@felloff.net>2018-05-21 19:23:54 +0200
commit66eac7d687219c71a9e3482f80b62de8b3693423 (patch)
tree698433b1c0b5a09eed78fb58b80a51b8378806d1 /sys/src/cmd/python/Python/ceval.c
parent930efe67e81635e632f1e6f93e1c56499c79a55f (diff)
pc64: fix fpu bug
fpurestore() unconditionally changed fpstate to FPinactive when the kernel used the FPU. but in the FPinit case, the registers are not saved by mathemu(), resulting in all zero initialized registers being loaded once userspace uses the FPU so the process would have wrong MXCR value. the index overflow check was wrong with using shifted value.
Diffstat (limited to 'sys/src/cmd/python/Python/ceval.c')
0 files changed, 0 insertions, 0 deletions