1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
|
enum {
IRQtimer0 = 0,
IRQtimer1 = 1,
IRQtimer2 = 2,
IRQtimer3 = 3,
IRQclock = IRQtimer3,
IRQusb = 9,
IRQdma0 = 16,
#define IRQDMA(chan) (IRQdma0+(chan))
IRQaux = 29,
IRQmmc = 62,
IRQbasic = 64,
IRQtimerArm = IRQbasic + 0,
IRQfiq = IRQusb, /* only one source can be FIQ */
DmaD2M = 0, /* device to memory */
DmaM2D = 1, /* memory to device */
DmaM2M = 2, /* memory to memory */
DmaChanEmmc = 4, /* can only use 2-5, maybe 0 */
DmaDevEmmc = 11,
PowerSd = 0,
PowerUart0,
PowerUart1,
PowerUsb,
PowerI2c0,
PowerI2c1,
PowerI2c2,
PowerSpi,
PowerCcp2tx,
ClkEmmc = 1,
ClkUart,
ClkArm,
ClkCore,
ClkV3d,
ClkH264,
ClkIsp,
ClkSdram,
ClkPixel,
ClkPwm,
};
#define BUSUNKNOWN (-1)
|
