1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
|
typedef struct Iarg Iarg;
typedef struct Inst Inst;
typedef struct Bus Bus;
typedef struct Cpu Cpu;
typedef struct Pit Pit;
enum {
RAX,
RCX,
RDX,
RBX,
RSP,
RBP,
RSI,
RDI,
RES,
RCS,
RSS,
RDS,
RFS,
RGS,
R0S, /* 0 segment */
RIP,
RFL,
NREG,
};
struct Iarg
{
Cpu *cpu;
uchar tag;
uchar len;
uchar atype;
union {
uchar reg;
struct {
uchar sreg;
ulong seg, off;
};
ulong val;
};
};
struct Inst
{
uchar op;
uchar code;
uchar olen;
uchar alen;
Iarg *a1, *a2, *a3;
uchar rep;
uchar mod;
uchar reg;
uchar rm;
uchar scale;
uchar index;
uchar base;
uchar sreg;
uchar dsreg;
ulong off;
long disp;
};
struct Bus
{
void *aux;
ulong (*r)(void *aux, ulong off, int len);
void (*w)(void *aux, ulong off, ulong data, int len);
};
struct Cpu
{
ulong reg[NREG];
/* instruction counter */
ulong ic;
/* mem[16], one entry for each 64k block */
Bus *mem;
/* port[1], in/out */
Bus *port;
int trap;
ulong oldip;
jmp_buf jmp;
/* default operand, address and stack pointer length */
uchar olen, alen, slen;
/* argument buffers */
ulong iabuf;
Iarg abuf[0x80];
};
struct Pit
{
ulong count;
/* set by setgate(), cleared by clockpit() */
uchar gateraised;
/* signals */
uchar gate;
uchar out;
/* mode and flags */
uchar count0;
uchar bcd;
uchar amode;
uchar omode;
/* latch for wpit initial count */
uchar wcount;
uchar wlatched;
uchar wlatch[2];
/* latch for rpit status/count */
uchar rcount;
uchar rlatched;
uchar rlatch[2];
};
/* processor flags */
enum {
CF = 1<<0, /* carry flag */
PF = 1<<2, /* parity flag */
AF = 1<<4, /* aux carry flag */
ZF = 1<<6, /* zero flag */
SF = 1<<7, /* sign flag */
TF = 1<<8, /* trap flag */
IF = 1<<9, /* interrupts enabled flag */
DF = 1<<10, /* direction flag */
OF = 1<<11, /* overflow flag */
IOPL= 3<<12, /* I/O privelege level */
NT = 1<<14, /* nested task */
RF = 1<<16, /* resume flag */
VM = 1<<17, /* virtual-8086 mode */
AC = 1<<18, /* alignment check */
VIF = 1<<19, /* virtual interrupt flag */
VIP = 1<<20, /* virtual interrupt pending */
ID = 1<<21, /* ID flag */
};
/* interrupts/traps */
enum {
EDIV0,
EDEBUG,
ENMI,
EBRK,
EINTO,
EBOUND,
EBADOP,
ENOFPU,
EDBLF,
EFPUSEG,
EBADTSS,
ENP,
ESTACK,
EGPF,
EPF,
EHALT = 256, /* pseudo-interrupts */
EMEM,
EIO,
};
/* argument tags */
enum {
TREG,
TMEM,
TCON,
TH = 0x80, /* special flag for AH,BH,CH,DH */
};
/* argument types */
enum {
ANONE, /* no argument */
A0, /* constant 0 */
A1, /* constant 1 */
A2, /* constant 2 */
A3, /* constant 3 */
A4, /* constant 4 */
AAp, /* 32-bit or 48-bit direct address */
AEb, /* r/m8 from modrm byte */
AEv, /* r/m16 or r/m32 from modrm byte */
AEw, /* r/m16 */
AFv, /* flag word */
AGb, /* r8 from modrm byte */
AGv, /* r16 or r32 from modrm byte */
AGw, /* r/m16 */
AIb, /* immediate byte */
AIc, /* immediate byte sign-extended */
AIw, /* immediate 16-bit word */
AIv, /* immediate 16-bit or 32-bit word */
AJb, /* relative offset byte */
AJv, /* relative offset 16-bit or 32-bit word */
AJr, /* r/m16 or r/m32 register */
AM, /* memory address from modrm */
AMa, /* something for bound */
AMa2,
AMp, /* 32-bit or 48-bit memory address */
AOb, /* immediate word-sized offset to a byte */
AOv, /* immediate word-size offset to a word */
ASw, /* segment register selected by r field of modrm */
AXb, /* byte at DS:SI */
AXv, /* word at DS:SI */
AYb, /* byte at ES:DI */
AYv, /* word at ES:DI */
AAL,
ACL,
ADL,
ABL,
AAH,
ACH,
ADH,
ABH,
AAX,
ACX,
ADX,
ABX,
ASP,
ABP,
ASI,
ADI,
AES,
ACS,
ASS,
ADS,
AFS,
AGS,
NATYPE,
};
/* operators */
enum {
OBAD,
O0F,
OAAA,
OAAD,
OAAM,
OAAS,
OADC,
OADD,
OAND,
OARPL,
OASIZE,
OBOUND,
OBT,
OBTS,
OBTR,
OBTC,
OBSF,
OBSR,
OCALL,
OCBW,
OCLC,
OCLD,
OCLI,
OCMC,
OCMOV,
OCMP,
OCMPS,
OCPUID,
OCWD,
ODAA,
ODAS,
ODEC,
ODIV,
OENTER,
OGP1,
OGP2,
OGP3b,
OGP3v,
OGP4,
OGP5,
OGP8,
OGP10,
OGP12,
OHLT,
OIDIV,
OIMUL,
OIN,
OINC,
OINS,
OINT,
OIRET,
OJUMP,
OLAHF,
OLEA,
OLEAVE,
OLFP,
OLOCK,
OLODS,
OLOOP,
OLOOPNZ,
OLOOPZ,
OMOV,
OMOVS,
OMOVZX,
OMOVSX,
OMUL,
ONEG,
ONOP,
ONOT,
OOR,
OOSIZE,
OOUT,
OOUTS,
OPOP,
OPOPA,
OPOPF,
OPUSH,
OPUSHA,
OPUSHF,
ORCL,
ORCR,
OREPE,
OREPNE,
ORET,
ORETF,
OROL,
OROR,
OSAHF,
OSAR,
OSBB,
OSCAS,
OSEG,
OSET,
OSHL,
OSHLD,
OSHR,
OSHRD,
OSTC,
OSTD,
OSTI,
OSTOS,
OSUB,
OTEST,
OWAIT,
OXCHG,
OXLAT,
OXOR,
NUMOP,
};
|
